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Abstract: 
This paper presents a virtualization approach for heterogeneous adaptive multi-core systems distributed onto several FPGA boards. The 
virtualization layer consists of an adapted embedded Linux kernel and several special purpose operating systems. The benefits are 
demonstrated with a complex image processing application. 
1. Overview of the system 
3.3 FSM of Accelerator 
Controlling the Accelerator 















int main ( ) { 
    unsigned int result = 0; 
    unsigned int field[10] = {2,3,4,5,6,7,8,9,10,11}; 
    unsigned int attr; 
  
    MPI_Init("demo.xml"); 
    MPI_Send(field, 10, MPI_INT, 0, 0, 0); 
    do { 
        MPI_Comm_get_attr(0,MPI_FSM_MASTER,&attr,NULL); 
    } while ( attr != 0 ); 
    attr = 0; 
    MPI_Comm_set_attr( 0, MPI_FSM_MASTER, &attr ); 
    MPI_Recv( &result, 1, MPI_INT, 0, 0, 0, 0 ); 
    MPI_Finalize(); 
 
    return 0; 
} 
3.2 MPI Program of the Linux Master 




  <ID>0</ID> 
  <algo_type>2</algo_type> 
  <filename>xml.root</filename> 
  <D_global>50</D_global> 
  <data>64</data> 
  <child> 
   <ID>1</ID> 
   <cost>4</cost> 
  </child> 
  <child> 
   <ID>2</ID> 
   <cost>4</cost> 
  </child> 
 </task> 
 <task> 
  <ID>1</ID> 
  <hw_acc>0</hw_acc> 
  <algo_type>0</algo_type> 
  <exec_time>0</exec_time> 
  <D_global>0</D_global> 
  <rcfg_time>0</rcfg_time> 
 <filename>demo_ub_s1.elf</filename> 
  <child> 
   <ID>3</ID> 
   <cost>307200</cost> 
  </child> 
  <BestN> 
   <ID>3</ID> 
   <cost>307200</cost> 
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2. From XML to DFG 
Summary: 
• SIFT Algorithm distributed onto 2 FPGA Boards 
• Heterogeneous system with processors and hardware 
accelerators 
• Execution controlled by several OSes 
• Programming via MPI 
3. Programming the System 
• Extraction of descriptors for local features in images 
• Image is segmented into 40 tiles with a size of 
64*120 pixels 
• Descriptors are overlaid into the original pictures. 
4. SIFT [3] 





1 Slave CPU 60 sec 58 sec 
4 Slave CPUs 24 sec 22 sec 
Note: The accelerator 
works with more 
accurate data that is 
why the performance is 
almost the same.  
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